Abstract -This paper presents a fast CMOS self-oscillating modulator for RF power amplifier. This modulator has been designed in 0.18-µm CMOS technology which occupies an area of 1.5×2 mm 2 and consists of an envelope detector, an envelope amplifier, a fast comparator and an output buffer. The modulator can be applied for both EERPA and DSPA. Simulation results show that the modulator achieves efficiency > 81%, the highest output voltage is close to 1.7V, current >100mA.
INTRODUCTION
The power amplifier performs a crucial function in modern communication systems. High linearity, high efficiency and low cost which lead to a long battery life and highly competitive products are always being explored. The conventional high linearity power amplifier, e.g. Class-A and Class-AB only provide high efficiency at high output level. Class-E always gives a high efficiency, but its linearity cannot meet certain applications requirements. In order to achieve both high linearity and high efficiency, envelope elimination and restoration power amplifier (EERPA) and dynamic supply power amplifier (DSPA) have been proposed. For both of the above two techniques, a wide-band DC-DC converter is essential to realize a high-efficiency and high-linearity RF power amplifier. Since a monolithic wide-band DC-DC converter is hard to be realized, this paper presents a CMOS self-oscillating modulator, which can be used as a wide-band DC-DC converter. This modulator can also be used for EER RF power amplifier or dynamic power supply for linear RF power amplifier. In general, this kind of modulator is used in audio frequency [1] , while using suitable circuit topology and CMOS technology, it can operate at a bandwidth of higher than 2MHz. Compared to pulse width modulation (PWM), it has a simpler topology without the need of a triangle signal generator, and under the ideal condition the output can swing up to supply voltage rail [2] .
To show the application of the modulator, the block diagrams of DSPA and EERPA are shown in Fig.1 . Comparing the two blocks, we can see that both techniques need to convert the low power level envelope of the RF input to a high power level with high efficiency and feed it to the main RF power amplifier. While for EERPA, the linearity of the recovered high power level envelope should be high, because its linearity affects the output directly. For DSPA, the linearity of the recovered high power level envelope is not very important, as long as it does not compress the main linear RF power amplifier. This modulator includes the following blocks: the envelope detector, the envelope amplifier, the fast comparator and the output buffer. The envelope detector adopts a diode-RC architecture. The diode is replaced by a gate-source junction of a transistor, and a pseudo differential topology is adopted, realizing a first order compensation. The envelope amplifier is a wide-band rail-to-rail operational amplifier (Its bandwidth is 200MHz). The fast comparator is a two-stage differential pair with gain boosting technique using positive feedback. And the output buffer is realized by inverters. 
II. CIRCUIT DESIGN

A. Block Diagram of the Modulator
The block diagram of the modulator reported in this paper is shown in Fig.2 . The whole circuit consists of an envelope detector, a rail to rail wideband operational amplifier, a fast comparator, an output buffer, a class-D power amplifier and an off-chip LC low-pass filter. Due to the feedback loop in the modulator, the phase error between the input and output of the modulator is small. 
B. Envelope Detector
It is still challenging to find an ideal diode to build an envelope detector in CMOS technology. In this design, the gate-source PN junction of an NMOS transistor is used as a diode [3] . The whole circuit of the envelope detector is shown in Fig. 3 . Transistor M1, capacitor C1 and current source M3 constitute the diode envelope detector. To eliminate the first order DC voltage and distortion introduced by M1, a pseudoreplica circuit is used. The pseudoreplica circuit consists of M2 and current source M4.
The envelope occupies an active die area of 0.05 mm 
C. Rail to Fail Operational Amplifier
The threshold voltage of a CMOS transistor will make both the swing range of input and output of the self-modulating modulator small. In order to assure that the envelope amplifier does not affect the swing range and a relatively high linearity is achieved, a wideband rail to rail input/output topology is used.
The op amp circuit is show in Fig. 4[4] . Transistors of M1 to M4 consist the input stage. M1 and M2 are an NMOS differential pair, and M3 and M4 are a PMOS differential pair. The zero introduces a negative 90°to the phase of the op amp, this worsens the stability. The zero is usually below the unitygain frequency. So a series resistor R is inserted in the feedforward path to move the zero well above the unity-gain frequency. And the zero position is given by
To make the output stage swing from rail to rail, a Class-AB buffer is used [6] , which involves M15 to M21. The Class-AB buffer can also decrease the idle current and increase the circuit efficiency. For the buffer, M15 and M16 have the same dimension, and these two transistors have been driven by the same gate voltage so they handle the same current. When the gate voltage of M15 and M16 increases, I D15 , I D16 and I D18 increase, I D19 decreases, this makes I D20 increase and I D21 decrease, then the output voltage decreases. When the gate voltage of M15 and M16 decreases, similarly the output voltage increases. The increase can go to supply voltage and the decrease can go to ground.
The summary of the op amp performance is shown in 
D. A Two-stage Comparator
In this design, a fast comparator is important, because it means a higher switching frequency of the modulator which leading to a wider bandwidth and higher linearity of the modulator.
A two-stage comparator with positive feedback topology is used, the block diagram is shown in Fig. 4 . Though transistor M1 and M2 realize a positive feedback to increase the gain of the circuit and adjust the duty cycle of the output, it can alleviate the overlapping of the differential output signals and improve the efficiency. In Fig.4 , each stage is a differential comparator with gain boosting shown in Fig. 5 [7] . Transistor M3 and M4 make up of a latch which forms a positive feedback, this makes the gain go to infinity which causes latch-up. To overcome this, M5 and M6, diode connected transistors, are paralleled with the latch to control the differential pair without going into latch-up. The gain of the comparator is given by 
III. SIMULATION RESULTS
The modulator is simulated by Spectre with 0.18-µm CMOS technology. The plot of layout which occupies a die area of 1.5×2 mm 2 is shown in Fig. 6 . The modulator is simulated in both EERPA and DSPA. When it operates in EERPA, it achieves efficiency higher than 80% and a bandwidth of 2MHz, the maximum ouput power of the modulator is higher than 200 mW, the maximum output current is higher than 160 mA, the maximum output voltage is higher than 1.7V. IMD3 of the EERPA output is lower than -22dBc. When it operates in DSPA, it achieves an efficiency higher than 81% and a bandwidth of 3MHz, the maximum output power of the modulator is higher than 160 mW, the maximum output current is higher than 100 mA, the maximum output voltage is higher than 1.7V. . IMD3 of the EERPA
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Env. Dec Op amp Comparator   TABLE I. OP AMP PERFORMANCE SUMMARY output is lower than -28dBc. The typical switching frequency is 20MHz. The center operation frequency of RF PA is designed at 2GHz, which is only for research purposes. The performance of the modulator is summarized in Table II . IMD3 of EERPA output <-22dBc IMD3 of DSPA output <-28dBc
IV. CONCLUSION
A CMOS self-oscillating modulator simulated by in 0.18-µm CMOS technology has been reported. The modulator has been simulated both with EERPA and DSPA, it achieves efficiency > 80%, bandwidth is larger than 2MHz and 3MHz respectively. From the simulation results, we can see that the modulator can potentially be used in low power wireless transceiver.
